# N-Channel Power MOSFET 100 V, 17 A, 81 m $\Omega$

#### **Features**

- Low R<sub>DS(on)</sub>
- High Current Capability
- 100% Avalanche Tested
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	100	V
Gate-to-Source Voltage	ge – Conti	nuous	$V_{GS}$	±20	V
Continuous Drain Current	Steady State	$T_C = 25^{\circ}C$	I <sub>D</sub>	17	Α
Current	State	T <sub>C</sub> = 100°C	]	11	
Power Dissipation	Steady State	$T_C = 25^{\circ}C$	P <sub>D</sub>	71	W
Pulsed Drain Current	t <sub>p</sub> = 10 μs		I <sub>DM</sub>	62	Α
Operating and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	–55 to +175	°C
Source Current (Body Diode)			IS	17	Α
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 50 Vdc, $V_{GS}$ = 10 Vdc, $I_{L(pk)}$ = 17 A, L = 0.3 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	43	mJ
Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Seconds			T <sub>L</sub>	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain) Steady State	$R_{\theta JC}$	2.1	°C/W
Junction-to-Ambient (Note 1)	$R_{\theta JA}$	40	


<sup>1.</sup> Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [2 oz] including traces).



#### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX (Note 1)		
100 V	81 mΩ @ 10 V	17 A		










CASE 369D STYLE 2

# MARKING DIAGRAM & PIN ASSIGNMENTS



A = Assembly Location\*

Y = Year
WW = Work Week
6416AN = Device Code
G = Pb-Free Package

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	-		•		-	-	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				112		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V.	T <sub>J</sub> = 25°C			1.0	μΑ
		$V_{GS} = 0 \text{ V},$ $V_{DS} = 100 \text{ V}$	T <sub>J</sub> = 125°C			10	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =	±20 V			±100	nA
ON CHARACTERISTICS (Note 3)			•			•	•
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 1$	250 μΑ	2.0		4.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				7.7		mV/°C
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> =	= 17 A		73	81	mΩ
Forward Transconductance	9FS	$V_{DS} = 5 \text{ V}, I_D =$	10 A		12		S
CHARGES, CAPACITANCES AND GA	TE RESISTAN	CE	•			•	•
Input Capacitance	C <sub>ISS</sub>				620		pF
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz	z, V <sub>DS</sub> = 25 V		110		1
Reverse Transfer Capacitance	C <sub>RSS</sub>		-		50		1
Total Gate Charge	Q <sub>G(TOT)</sub>				20		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 80 \text{ V}, I_{D} = 17 \text{ A}$			1.0		1
Gate-to-Source Charge	Q <sub>GS</sub>				3.6		7
Gate-to-Drain Charge	$Q_{GD}$				10		7
Plateau Voltage	$V_{GP}$				5.8		V
Gate Resistance	$R_{G}$				2.4		Ω
SWITCHING CHARACTERISTICS (Not	e 4)		•			-	•
Turn-On Delay Time	t <sub>d(on)</sub>				9.2		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>DD</sub>	= 80 V.		22		7
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS} = 10 \text{ V}, V_{DD}$ $I_{D} = 17 \text{ A}, R_{G} =$	6.1 Ω		24		7
Fall Time	t <sub>f</sub>				20		7
DRAIN-SOURCE DIODE CHARACTER	RISTICS		•			•	•
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 17 A	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$		0.85 0.7	1.2	V
Reverse Recovery Time	+		1J = 125 C		56		no
·	t <sub>rr</sub>	$V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A/}\mu\text{s,}$ $I_S = 17 \text{ A}$			41		ns
Charge Time	t <sub>a</sub>						4
Discharge Time	t <sub>b</sub>				15		
Reverse Recovery Charge	$Q_{RR}$				135		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).

3. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.

#### TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Region versus Gate Voltage





Figure 4. On-Resistance versus Drain Current and Gate Voltage



**Temperature** 





Figure 6. Drain-to-Source Leakage Current versus Voltage

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Response

#### **ORDERING INFORMATION**

Device	Package	Shipping†
NTD6416ANT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD6416AN-1G	IPAK (Pb-Free)	75 Units / Rail
NVD6416ANT4G*	DPAK (Pb-Free)	2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
\*NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP

Capable.

#### **PACKAGE DIMENSIONS**

### **DPAK (SINGLE GUAGE)**

CASE 369AA **ISSUE B** 



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: INCHES.

  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.


  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

  5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108	REF	2.74 REF		
L2	0.020 BSC		0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

### **SOLDERING FOOTPRINT\***




 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 3:1


- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### **IPAK** CASE 369D **ISSUE C**





#### NOTES

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
z	0.155		3.93	

STYLE 2:

GATE PIN 1.

- DRAIN SOURCE 2.
- 3. DRAIN

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative